


The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

|                                                                            | E | D | Y | 40 | 4 | A | A | BG - CR - F |
|----------------------------------------------------------------------------|---|---|---|----|---|---|---|-------------|
| Micron Technology                                                          |   |   |   |    |   |   |   |             |
| Type<br>D = Packaged device                                                |   |   |   |    |   |   |   |             |
| Product Family<br>Y = DDR4 SDRAM<br>J = DDR3/DDR3L SDRAM<br>E = DDR2 SDRAM |   |   |   |    |   |   |   |             |
| Density/Bank                                                               |   |   |   |    |   |   |   |             |
| MarkDensityBank                                                            |   |   |   |    |   |   |   |             |
| DDR4 SDRAM                                                                 |   |   |   |    |   |   |   |             |
| 202GB                                                                      |   |   |   |    |   |   |   |             |
| 404GB                                                                      |   |   |   |    |   |   |   |             |
| DDR3 SDRAM                                                                 |   |   |   |    |   |   |   |             |
| 53512Mb8-bank                                                              |   |   |   |    |   |   |   |             |
| 111Gb8-bank                                                                |   |   |   |    |   |   |   |             |
| 212Gb8-bank                                                                |   |   |   |    |   |   |   |             |
| 424Gb8-bank                                                                |   |   |   |    |   |   |   |             |
| 828Gb8-bank                                                                |   |   |   |    |   |   |   |             |
| 848Gb8-bank/2CS                                                            |   |   |   |    |   |   |   |             |
| A316Gb8-bank                                                               |   |   |   |    |   |   |   |             |
| Organization                                                               |   |   |   |    |   |   |   |             |
| 04 = x4                                                                    |   |   |   |    |   |   |   |             |
| 08 = x8                                                                    |   |   |   |    |   |   |   |             |
| 16 = x16                                                                   |   |   |   |    |   |   |   |             |
| 32 = x32                                                                   |   |   |   |    |   |   |   |             |
| Power Supply                                                               |   |   |   |    |   |   |   |             |
| DDR4 SDRAM                                                                 |   |   |   |    |   |   |   |             |
| A = 1.2V, V <sub>DDQ</sub> termination (Interface)                         |   |   |   |    |   |   |   |             |
| DDR3 SDRAM                                                                 |   |   |   |    |   |   |   |             |
| B = 1.5V, SSTL_15 (Interface)                                              |   |   |   |    |   |   |   |             |
| D = 1.5V, SSTL_15 (Interface)                                              |   |   |   |    |   |   |   |             |
| E = 1.35V                                                                  |   |   |   |    |   |   |   |             |
| DDR2 SDRAM                                                                 |   |   |   |    |   |   |   |             |
| A = 1.8V, SSTL_18 (Interface)                                              |   |   |   |    |   |   |   |             |
| B = 1.5V, SSTL_15 (Interface)                                              |   |   |   |    |   |   |   |             |
| C = 1.5V                                                                   |   |   |   |    |   |   |   |             |



The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

## Legacy GDDR3, GDDR5, graphics DDR3, RDRAM, and XDR



Rev. August 14, 2015

Rambus, RDRAM and the Rambus logo are registered trademarks of Rambus Inc.  
Direct Rambus, Direct RDRAM, RIMM, SO-RIMM and ORSL are trademarks of Rambus Inc.


© 2015 Micron Technology, Inc.  
Micron and the Micron logo are trademarks of Micron Technology, Inc.  
Products and specifications are subject to change without notice. Dates are estimates only.



# Legacy MCP Part Numbering System

The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)


## Legacy Multichip Packages



## Legacy DDR4 Module Part Numbering System

The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

## Legacy DDR4 modules



Rev. August 14, 2015

© 2015 Micron Technology, Inc.  
Micron and the Micron logo are trademarks of Micron Technology, Inc.  
Products and specifications are subject to change without notice. Dates are estimates only.



The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

[illegible]

© 2015 Micron Technology, Inc.  
Micron and the Micron logo are trademarks of Micron Technology, Inc.  
Products and specifications are subject to change without notice. Dates are estimates only.



The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

The diagram illustrates a 32-bit DDR2 memory module layout. The module is represented by a large rectangle with various sections and labels. The top section is labeled "Micron Technology". Below it, the "Type" is specified as "B = Module". The "Product Family" is "E = DDR2". The "Density/Rank" section includes a table with columns for Mark, Density, and Rank. The "Module Type" section lists various configurations: R = Registered, A = Registered (with address/command parity), E = Unbuffered (ECC), U = Unbuffered (nonECC), and F = Fully buffered. The "DRAM Density" section lists configurations: C = 256Mb, D = 512Mb, E = 1Gb, F = 2Gb, and 1 = 2Gb (DDP). The "Environment Code" section lists configurations: E = Lead-free (RoHS-compliant), F = Lead-free and halogen-free (RoHS-compliant). The "Speed" section lists configurations: 8E = PC2-6400(5-5-5), 8G = PC2-6400(6-6-6), 6C = PC2-5300(4-4-4), 6E = PC2-5300(5-5-5), 5C = PC2-4200(4-4-4), and 4A = PC2-3200(3-3-3). The "Module Rev./AMB Device Information for FBDIMMs only" section lists configurations: F, W = 240-pin DIMM; H = 240-pin DIMM (Stacked FBGA); S, U = 200-pin SO-DIMM; D = 200-pin SO-DIMM (Stacked FBGA); R = 240-pin DIMM (DDP); G = 240-pin VLP DIMM; and Q = 240-pin VLP DIMM (DDP). The "Die Rev." section lists configurations: A = 1.8V, SSTL\_18. The "Power Supply, Interface" section lists configurations: A = 1.8V, SSTL\_18. The "DRAM Organization" section lists configurations: 4 = x4, 8 = x8, and 6 = x16.

**Micron Technology**

**Type**  
B = Module

**Product Family**  
E = DDR2

**Density/Rank**

| Mark               | Density | Rank   |
|--------------------|---------|--------|
| <b>DDR2 Module</b> |         |        |
| 18                 | 16GB    | 4-rank |
| 81                 | 8GB     | 2-rank |
| 82                 | 8GB     | 4-rank |
| 41                 | 4GB     | 2-rank |
| 42                 | 4GB     | 4-rank |
| 20                 | 2GB     | 1-rank |
| 21                 | 2GB     | 2-rank |
| 10                 | 1GB     | 1-rank |
| 11                 | 1GB     | 2-rank |
| 51                 | 512MB   | 1-rank |
| 52                 | 512MB   | 2-rank |
| 25                 | 256MB   | 1-rank |
| 26                 | 256MB   | 2-rank |

**Module Type**  
R = Registered  
A = Registered (with address/command parity)  
E = Unbuffered (ECC)  
U = Unbuffered (nonECC)  
F = Fully buffered

**DRAM Density**  
C = 256Mb  
D = 512Mb  
E = 1Gb  
F = 2Gb  
1 = 2Gb (DDP)

**Environment Code**  
E = Lead-free (RoHS-compliant)  
F = Lead-free and halogen-free (RoHS-compliant)

**Speed**  
8E = PC2-6400(5-5-5)  
8G = PC2-6400(6-6-6)  
6C = PC2-5300(4-4-4)  
6E = PC2-5300(5-5-5)  
5C = PC2-4200(4-4-4)  
4A = PC2-3200(3-3-3)

**Module Rev./AMB Device Information for FBDIMMs only**

**Module Outline**  
F, W = 240-pin DIMM  
H = 240-pin DIMM (Stacked FBGA)  
S, U = 200-pin SO-DIMM  
D = 200-pin SO-DIMM (Stacked FBGA)  
R = 240-pin DIMM (DDP)  
G = 240-pin VLP DIMM  
Q = 240-pin VLP DIMM (DDP)

**Die Rev.**

**Power Supply, Interface**  
A = 1.8V, SSTL\_18

**DRAM Organization**  
4 = x4  
8 = x8  
6 = x16





The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

**Micron Technology**

**Type**  
B = Module

**Product Family**  
S = SDRAM

**Density/Rank**

| Mark                | Density | Rank   |
|---------------------|---------|--------|
| <b>SDRAM Module</b> |         |        |
| 20                  | 2GB     | 1-rank |
| 21                  | 2GB     | 2-rank |
| 10                  | 1GB     | 1-rank |
| 11                  | 1GB     | 2-rank |
| 51                  | 512MB   | 1-rank |
| 52                  | 512MB   | 2-rank |
| 25                  | 256MB   | 1-rank |
| 26                  | 256MB   | 2-rank |
| 12                  | 128MB   | 1-rank |
| 13                  | 128MB   | 2-rank |

**Module Type**  
R = Registered DIMM  
E = Unbuffered DIMM (ECC)  
U = Unbuffered DIMM (nonECC)

**Speed**  
7A = PC133/CL2,3  
75 = PC133/CL3, PC100/CL2  
80 = PC100/CL2

**Module Rev.**

**Module Outline**  
F = 168-pin DIMM  
N = 168-pin DIMM (TCP)  
S = 144-pin SO DIMM  
D = 144-pin SO DIMM (TCP)  
M = 144-pin Micro DIMM

**Die Rev.**

**Power Supply, Interface**  
A = 2.5, SSTL\_2

**DRAM Organization**  
2 = x2  
4 = x4  
8 = x8  
6 = x16

**DRAM Density**  
B = 128Mb  
C = 256Mb  
D = 512Mb


© 2015 Micron Technology, Inc.  
Micron and the Micron logo are trademarks of Micron Technology, Inc.  
Products and specifications are subject to change without notice. Dates are estimates only.



# Legacy RIMM™ Part Numbering System

The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

## Legacy RIM M



Rev. August 14, 2015

Rambus, RDRAM and the Rambus logo are registered trademarks of Rambus Inc.  
Direct Rambus, Direct RDRAM, RIMM, SO-RIMM and QRSL are trademarks of Rambus Inc.

© 2015 Micron Technology, Inc.  
Micron and the Micron logo are trademarks of Micron Technology, Inc.  
Products and specifications are subject to change without notice. Dates are estimates only.



# Legacy Mobile Bare Die Part Numbering System


The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

## Legacy Mobile Wide IO, LPDDR3, LPDDR2, Mobile RAM™

|                                                       | E | C | 1 | 40 | 51 | A | A | VA | Y3 | xx | - | F |                                                                                                                 |
|-------------------------------------------------------|---|---|---|----|----|---|---|----|----|----|---|---|-----------------------------------------------------------------------------------------------------------------|
| Micron Technology                                     |   |   |   |    |    |   |   |    |    |    |   |   | Environment Code                                                                                                |
| Type                                                  |   |   |   |    |    |   |   |    |    |    |   |   | (Not shown on Mobile RAM)                                                                                       |
| C = Bare die                                          |   |   |   |    |    |   |   |    |    |    |   |   | F = Lead-free and halogen-free (RoHS-compliant)                                                                 |
| Product Family                                        |   |   |   |    |    |   |   |    |    |    |   |   | Wafer Type                                                                                                      |
| 1 = Mobile Wide IO                                    |   |   |   |    |    |   |   |    |    |    |   |   | (Not shown on all products)                                                                                     |
| F = LPDDR3                                            |   |   |   |    |    |   |   |    |    |    |   |   | V1,blank = Hiroshima Epi                                                                                        |
| B = LPDDR2                                            |   |   |   |    |    |   |   |    |    |    |   |   | V2 = Hiroshima Non-Epi                                                                                          |
| K = LPDDR                                             |   |   |   |    |    |   |   |    |    |    |   |   | V3 = RexChip Epi                                                                                                |
| L = LPSDR                                             |   |   |   |    |    |   |   |    |    |    |   |   | V4 = RexChip Non-Epi                                                                                            |
| M = DDR Mobile RAM/Mobile RAM                         |   |   |   |    |    |   |   |    |    |    |   |   | Speed (Mobile RAM only)                                                                                         |
| Density/Page Size                                     |   |   |   |    |    |   |   |    |    |    |   |   | LPSDR                                                                                                           |
| 40 = 4Gb                                              |   |   |   |    |    |   |   |    |    |    |   |   | Blank = 133 MHz                                                                                                 |
| 84 = 8Gb/4KB                                          |   |   |   |    |    |   |   |    |    |    |   |   | 60 = 166 MHz                                                                                                    |
| 62 = 6Gb/4KB                                          |   |   |   |    |    |   |   |    |    |    |   |   | LPDDR: 65nm 以降                                                                                                  |
| 44 = 4Gb/4KB                                          |   |   |   |    |    |   |   |    |    |    |   |   | Blank = 370 Mb/s                                                                                                |
| 24 = 2Gb/2KB                                          |   |   |   |    |    |   |   |    |    |    |   |   | 50 = 400 Mb/s                                                                                                   |
| 22 = 2Gb/4KB                                          |   |   |   |    |    |   |   |    |    |    |   |   | LPDDR: 70nm 迄                                                                                                   |
| 10 = 1Gb/2KB, 4KB                                     |   |   |   |    |    |   |   |    |    |    |   |   | Blank = 133 MHz                                                                                                 |
| 14 = 1Gb/4KB                                          |   |   |   |    |    |   |   |    |    |    |   |   | 60 = 166 MHz                                                                                                    |
| 13 = 1Gb/2KB                                          |   |   |   |    |    |   |   |    |    |    |   |   | 54 = 185 MHz                                                                                                    |
| 51 = 512Mb/1KB                                        |   |   |   |    |    |   |   |    |    |    |   |   | 50 = 200 MHz                                                                                                    |
| 54 = 512Mb/2KB                                        |   |   |   |    |    |   |   |    |    |    |   |   | φ300mm Wafer (bare die only)                                                                                    |
| 25 = 256Mb/1KB                                        |   |   |   |    |    |   |   |    |    |    |   |   | Package Codes                                                                                                   |
| 26 = 256Mb/2KB                                        |   |   |   |    |    |   |   |    |    |    |   |   | Vx, CN = Bare die                                                                                               |
| 28 = 256Mb/1KB, 2KB                                   |   |   |   |    |    |   |   |    |    |    |   |   | VA = Die with surface bump and solder                                                                           |
| 12 = 128Mb/1KB                                        |   |   |   |    |    |   |   |    |    |    |   |   | Die Revision                                                                                                    |
| 64 = 64Mb/512B                                        |   |   |   |    |    |   |   |    |    |    |   |   | Power Supply, Interface                                                                                         |
| Organization                                          |   |   |   |    |    |   |   |    |    |    |   |   | Wide IO                                                                                                         |
| 51 = x512 (128 I/O x 4 channel)                       |   |   |   |    |    |   |   |    |    |    |   |   | A = V <sub>DD1</sub> = 1.8V; V <sub>DD2</sub> = V <sub>DDCA</sub> = V <sub>DDQ</sub> = 1.2V                     |
| 16 = x16                                              |   |   |   |    |    |   |   |    |    |    |   |   | LPDDR3                                                                                                          |
| 0A = x16 /x32 (x32 optional on LPDDR2 and Mobile RAM) |   |   |   |    |    |   |   |    |    |    |   |   | A = V <sub>DD1</sub> = 1.8V; V <sub>DD2</sub> = V <sub>DDCA</sub> = V <sub>DDQ</sub> = 1.2V; S8 device, HSUL_12 |
| 32 = x32                                              |   |   |   |    |    |   |   |    |    |    |   |   | LPDDR2                                                                                                          |
| 64 = x64                                              |   |   |   |    |    |   |   |    |    |    |   |   | B = V <sub>DD1</sub> = 1.8V; V <sub>DD2</sub> = V <sub>DDCA</sub> = V <sub>DDQ</sub> = 1.2V; S4B device, HSUL   |
|                                                       |   |   |   |    |    |   |   |    |    |    |   |   | Mobile RAM                                                                                                      |
|                                                       |   |   |   |    |    |   |   |    |    |    |   |   | C = V <sub>DD</sub> = 1.8V; V <sub>DDQ</sub> = 1.8V; LVCMOS                                                     |



The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)



The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

|                                                                                                                                                                                                                    | E | D | F | A1 | 64 | A | 1 | MA - GD - F - D |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---|---|---|----|----|---|---|-----------------|
| <b>Micron Technology</b>                                                                                                                                                                                           |   |   |   |    |    |   |   |                 |
| <b>Type</b><br>D = Packaged device<br>M = Daisy chain sample                                                                                                                                                       |   |   |   |    |    |   |   |                 |
| <b>Product Family</b><br>F = Mobile LPDDR3                                                                                                                                                                         |   |   |   |    |    |   |   |                 |
| <b>Density/Chip Select</b><br>B1 = 32Gb/4-CS (2-CS/channel)<br>B2 = 32Gb/2-CS<br>A1 = 16Gb/4-CS<br>A2 = 16Gb/2-CS<br>A3 = 16Gb/2-CS<br>81 = 8Gb/2-CS<br>44 = 4Gb/1-CS                                              |   |   |   |    |    |   |   |                 |
| <b>Organization</b><br>32 = x32<br>64 = x64                                                                                                                                                                        |   |   |   |    |    |   |   |                 |
| <b>Power Supply, Interface</b><br>$A = V_{DD1} = 1.8V; V_{DD2} = V_{DDCA} = V_{DDQ} = 1.2V; S8 \text{ device}; HSUL\_12$<br>$B = V_{DD1} = 1.8V; V_{DD2} = V_{DDCA} = V_{DDQ} = 1.0V; S8 \text{ device}; HSUL\_12$ |   |   |   |    |    |   |   |                 |

| 4Gb  |      | 8Gb  |      | 16Gb |      | 32Gb |      |
|------|------|------|------|------|------|------|------|
| 30nm | 25nm | 30nm | 25nm | 30nm | 25nm | 30nm | 25nm |
| BJ   |      |      |      |      |      |      |      |
|      |      | MC   | MA   | MA   | MA   |      |      |
|      |      | MA   | MA   | MA   | MA   |      | MA   |


Revision Designator



## Legacy LPDRAM Part Numbering System

The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

## Legacy LPDDR2 PoP



| 2Gb  |      | 4Gb  |      | 6Gb  |          | 8Gb      |          | 12Gb |          |
|------|------|------|------|------|----------|----------|----------|------|----------|
| 30nm | 25nm | 30nm | 25nm | 30nm | 25nm     | 30nm     | 25nm     | 30nm | 25nm     |
| PE   |      | PA   | PA   |      | PB<br>PF | PB<br>PP |          |      | PB<br>PF |
|      |      | PB   |      |      |          | PF       |          |      |          |
|      |      | PC   | PC   | PD   | PD       | PD<br>PH | PD       |      | PD       |
|      |      | PP   |      | PB   | PF       | PD       | PF<br>PP | PD   |          |
|      |      | PD   |      |      |          | PH       |          |      |          |



The part numbering system is available at [www.micron.com/numbering](http://www.micron.com/numbering)

## Legacy LPDDR2 FBGA

